0704-883-0675     |      dataprojectng@gmail.com

AN IPV6 ROUTING TABLE LOOKUP ALGORITHM IN SOFTWARE AND ASIC BY DESIGNING A HIGH-LEVEL SYNTHESIS SYSTEM

  • Project Research
  • 1-5 Chapters
  • Abstract : Available
  • Table of Content: Available
  • Reference Style: APA
  • Recommended for : Student Researchers
  • NGN 5000

ABSTRACT

This dissertation has two contributions. The primary contribution is to present a trie based routing table lookup algorithm named CP-Trie. The secondary contribution is to present a high-level synthesis tool named C2RTL that can generate routing table lookup implementation in ASIC from C code. Routing table lookup is a key function of a router. It involves performing the longest prefix match (LPM). A router needs to perform a routing table lookup for each incoming packet. Highspeed routers generally implement routing table lookup in Software and ASIC (Application Specific Integrated Circuit). This dissertation describes a new routing table algorithm named CP-Trie that outperforms the state-of-the-art trie based routing table lookup algorithm in lookup speed while consuming slightly more memory. We evaluated our algorithms with real routing tables from RouteView project. Our experiments with real routing tables from core routers show that CPTrie achieves upto 1.43X lookup throughput on a general purpose CPU, but consumes 1.36-1.47X memory compared to the state-of-the-art solution. CP-Trie also outperforms the state-of-the-art solutions in ASIC. Implementing routing table lookup in ASIC is another challenge. The ASICs in high-speed routers are currently designed in a register transfer level (RTL) hardware description language (HDL) such as Verilog or VHDL. However, manually writing hardware logic is notoriously complicated and painful. This dissertation describes a high-level synthesis (HLS) tool named C2RTL that can generate Verilog RTL from C code. It takes a routing table lookup algorithm in C as an input and generates corresponding Verilog RTL code. We used C2RTL to generate the Verilog RTL implementation of CP-Trie. We then synthesized the generated RTL code with OpenROAD in a 1 GHz pipelined ASIC with a 45nm standard cell library. Our OpenROAD report shows that CP-Trie consumes 14% less power and 20.5% less area compared to the state-of-the-art solution in ASIC




FIND OTHER RELATED TOPICS


Related Project Materials

Exploring Media Ethics and the Challenge of Propaganda in Ilorin East Local Government Area, Kwara State

Background of the Study

Media ethics play a fundamental role in the functioning of the media industry by ensuring that t...

Read more
An Investigation into the Role of Urbanization in Increasing Obesity Prevalence in Katsina State

Background of the Study

Urbanization has been linked to a variety of lifestyle changes, many of which contribute to health problems such...

Read more
An Evaluation of Morphological Complexity in Nigerian Folk Music: A Study of Traditional Song Structures

Background of the Study
Traditional Nigerian folk music is a vibrant repository of cultural heritage, characterized by int...

Read more
Evaluation of Neural Network Models for Disease Gene Prediction: A Case Study of Federal University, Kashere, Gombe State

Background of the Study
Neural networks, a class of machine learning models, have become increasingly influential in bioinf...

Read more
The Effect of Customer Trust on the Adoption of Online Banking Services: A Case Study of Zenith Bank, Akwa Ibom State

Background of the Study
Customer trust is a fundamental driver of technology adoption in retail banking. Zenith Bank in Akw...

Read more
ISOLATION IDENTIFICATION AND CHARATERIZATION OF FUNGI ASSOCIATED WITH THE SPOILAGE OF CORN

ABSTRACT

Fungi spoilage organisms are silently invading acidifying, fermenting, discoloring, and disintegrating microbes...

Read more
Development of a Data-Driven Approach for Detecting Student Absenteeism Patterns in Yola North Local Government, Adamawa State

Background of the Study
Student absenteeism is a significant challenge in the educational sector, directly affecting acade...

Read more
An Examination of Foreign Direct Investment in Real Estate Development in Kano State

Background of the Study

Foreign Direct Investment (FDI) plays a crucial role in driving economic growth, particularly in...

Read more
THE EFFECT OF LIBRARY SPACE DESIGN ON USERS’ SATISFACTION IN TARABA STATE LIBRARY BOARD, JALINGO

Background of the Study:
The physical environment of a library, including its space design, plays a critical role in shapin...

Read more
: An evaluation of STEM teacher recruitment and retention strategies in Dutse LGA, Jigawa State

Background of the Study
The quality of STEM education largely depends on the recruitment and retention of highly qualified...

Read more
Share this page with your friends




whatsapp